dc.contributorAguilera-Galicia, Cuauhtémoc R.
dc.creatorFigueroa-Vázquez, Cristian F.
dc.date2020-11-04T14:59:40Z
dc.date2020-11-04T14:59:40Z
dc.date2020-08
dc.date.accessioned2023-07-21T21:56:25Z
dc.date.available2023-07-21T21:56:25Z
dc.identifierFigueroa-Vázquez, C. F. (2020). Implementing a highly-linear Voltage-to-time converter circuit for a low power 10-bit 200kS/s SAR ADC with Adaptive Conversion cycle for high-quality audio applications in 0.18um TSMC CMOS process technology. Trabajo de obtención de grado, Especialidad en Diseño de Sistemas en Chip. Tlaquepaque, Jalisco: ITESO.
dc.identifierhttps://hdl.handle.net/11117/6384
dc.identifier.urihttps://repositorioslatinoamericanos.uchile.cl/handle/2250/7755637
dc.descriptionThis document presents a 0.18 um CMOS process highly-linear Voltage-to-Time Converter (VTC) design that can operate at a low voltage of 1.8 V across PVT corners and with the power consumption of less than 13 uW and linearity error less than 1%. The VTC was designed to work at a minimum of 1.68 V and accepts a maximum clock frequency of 900 MHz; to reduce non-linear behavior a symmetric load and current starved inverter configuration was proposed. This circuit was designed using TSMC 0.18 um CMOS process technology.
dc.descriptionITESO, A. C.
dc.formatapplication/pdf
dc.languageeng
dc.publisherITESO
dc.rightshttp://quijote.biblio.iteso.mx/licencias/CC-BY-NC-2.5-MX.pdf
dc.subjectVoltage-to-Time Converter
dc.subjectAnalog to Digital Converter
dc.subjectSuccessive Approximation Register
dc.subjectDigital to Analog Converter
dc.titleImplementing a highly-linear Voltage-to-time converter circuit for a low power 10-bit 200kS/s SAR ADC with Adaptive Conversion cycle for high-quality audio applications in 0.18um TSMC CMOS process technology
dc.typeinfo:eu-repo/semantics/academicSpecialization
dc.typeinfo:eu-repo/semantics/acceptedVersion


Este ítem pertenece a la siguiente institución