dc.creatorEscudero-Lopez, M.
dc.creatorMoll, F.
dc.creatorRubio, A.
dc.creatorVourkas, Ioannis
dc.date.accessioned2022-05-16T20:30:51Z
dc.date.available2022-05-16T20:30:51Z
dc.date.created2022-05-16T20:30:51Z
dc.date.issued2017
dc.identifier10.1109/IOLTS.2017.8046206
dc.identifier9781538603529
dc.identifier9781538603536
dc.identifier1942-9401
dc.identifierhttps://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=8046206
dc.identifierhttps://doi.org/10.1109/IOLTS.2017.8046206
dc.identifierhttps://repositorio.uc.cl/handle/11534/64010
dc.description.abstractMemristors are emerging devices known by their nonvolability, compatibility with CMOS processes and high density in circuits density in circuits mostly owing to the crossbar nanoarchitecture. One of their most notable applications is in the memory system field. Despite their promising characteristics and the advancements in this emerging technology, variability and reliability are still principal issues for memristors. For these reasons, exploring techniques that check the integrity of circuits is of primary importance. Therefore, this paper proposes a method to perform an on-line test capable to detect a single failure inside the memory crossbar array.
dc.languageen
dc.publisherIEEE
dc.relationIEEE International Symposium on On-Line Testing and Robust System Design (IOLTS) (23° : 2017 : Thessaloniki, Grecia)
dc.rightsacceso restringido
dc.subjectMemristors
dc.subjectCircuit faults
dc.subjectMicroprocessors
dc.subjectComputer architecture
dc.subjectResistance
dc.subjectTransistors
dc.subjectInverters
dc.titleAn on-line test strategy and analysis for a 1T1R crossbar memory
dc.typecomunicación de congreso


Este ítem pertenece a la siguiente institución