dc.contributorUniversidade Estadual Paulista (UNESP)
dc.creatorPrado, J.
dc.creatorFormigoni, C.
dc.creatorCallaos, N.
dc.creatorLesso, W.
dc.creatorNomura, S.
dc.creatorZhang, J.
dc.date2014-05-20T15:27:16Z
dc.date2016-10-25T18:02:04Z
dc.date2014-05-20T15:27:16Z
dc.date2016-10-25T18:02:04Z
dc.date2004-01-01
dc.date.accessioned2017-04-06T00:01:15Z
dc.date.available2017-04-06T00:01:15Z
dc.identifier8th World Multi-conference on Systemics, Cybernetics and Informatics, Vol Xiv, Proceedings. Orlando: Int Inst Informatics & Systemics, p. 225-229, 2004.
dc.identifierhttp://hdl.handle.net/11449/37291
dc.identifierhttp://acervodigital.unesp.br/handle/11449/37291
dc.identifierWOS:000227691900042
dc.identifier.urihttp://repositorioslatinoamericanos.uchile.cl/handle/2250/880635
dc.descriptionIt can be observed that the number and the complexity of the application's domains, where the Paraconsistent Annotated Logic has been used, have grown a lot in the last decade. This increase in the complexity of the application's domain is an extra challenge for the designers of such systems, once there are not suitable computer hardware to run paraconsistent systems. This work proposes a new hardware architecture for the building Paraconsistent system.
dc.languageeng
dc.publisherInt Inst Informatics & Systemics
dc.relation8th World Multi-conference on Systemics, Cybernetics and Informatics, Vol Xiv, Proceedings
dc.rightsinfo:eu-repo/semantics/closedAccess
dc.subjectparaconsistent system
dc.subjecthardware
dc.subjectparaconsistent logic
dc.titleA new proposal of Arithmetic Logic Unit (ALU) to work with paraconsistent annotated logic
dc.typeOtro


Este ítem pertenece a la siguiente institución