| dc.creator | Leonardo Chang Fernández | |
| dc.creator | Luis Enrique Sucar Succar | |
| dc.creator | MIGUEL OCTAVIO ARIAS ESTRADA | |
| dc.date | 2013 | |
| dc.date.accessioned | 2023-07-25T16:25:32Z | |
| dc.date.available | 2023-07-25T16:25:32Z | |
| dc.identifier | http://inaoe.repositorioinstitucional.mx/jspui/handle/1009/2402 | |
| dc.identifier.uri | https://repositorioslatinoamericanos.uchile.cl/handle/2250/7807578 | |
| dc.description | The use of local features in images has become very popular due to its promising results. They have shown significant benefits in a variety of applications such as object recognition, image retrieval, robot navigation, panorama stitching, and others. SIFT is one of the local features meth- ods that have shown better results. Among its main disad- vantages is its high computational cost. In order to speedup this algorithm, this work proposes the design and implemen- tation of an efficient hardware architecture based on FPGAs for SIFT interest point detection In order to take full advan- tage of the parallelism in this algorithm and to minimize the device area occupied by its implementation in hardware, part of the algorithm was reformulated. The main contribution of the hardware architecture proposed in this paper and the main difference with the rest of the architectures reported in the literature is that as the number of octaves to be processed is increased, the amount of occupied device area remains almost constant. The evaluations and experiments to the architecture support this contribution, as well as accuracy, repeatability, and distinctiveness of the results. Experiments also showed device area occupation and time constraints of the hardware implementation. The architecture presented in this paper is able to detect interest points in an image of 320 × 240 in 11 ms, which represents a speedup of 250× with respect to a software implementation. | |
| dc.format | application/pdf | |
| dc.language | eng | |
| dc.publisher | Springer-Verlag | |
| dc.relation | citation:Chang, L., et al., (2013). FPGA-based detection of SIFT interest keypoints, Machine Vision and Applications, Vol. 19 (2): 1-25 | |
| dc.rights | info:eu-repo/semantics/openAccess | |
| dc.rights | http://creativecommons.org/licenses/by-nc-nd/4.0 | |
| dc.subject | info:eu-repo/classification/Local features/Local features | |
| dc.subject | info:eu-repo/classification/SIFT/SIFT | |
| dc.subject | info:eu-repo/classification/Keypoint detection/Keypoint detection | |
| dc.subject | info:eu-repo/classification/Hardware architecture/Hardware architecture | |
| dc.subject | info:eu-repo/classification/FPGA/FPGA | |
| dc.subject | info:eu-repo/classification/cti/1 | |
| dc.subject | info:eu-repo/classification/cti/12 | |
| dc.subject | info:eu-repo/classification/cti/1203 | |
| dc.subject | info:eu-repo/classification/cti/1203 | |
| dc.title | FPGA-based detection of SIFT interest keypoints | |
| dc.type | info:eu-repo/semantics/article | |
| dc.type | info:eu-repo/semantics/acceptedVersion | |
| dc.audience | students | |
| dc.audience | researchers | |
| dc.audience | generalPublic | |
