| dc.creator | Librado Arturo Sarmiento Reyes | |
| dc.creator | FRANCISCO JAVIER CASTRO GONZALEZ | |
| dc.creator | Luis Hernández Martínez | |
| dc.date | 2013-06 | |
| dc.date.accessioned | 2023-07-25T16:25:27Z | |
| dc.date.available | 2023-07-25T16:25:27Z | |
| dc.identifier | http://inaoe.repositorioinstitucional.mx/jspui/handle/1009/2363 | |
| dc.identifier.uri | https://repositorioslatinoamericanos.uchile.cl/handle/2250/7807539 | |
| dc.description | On one side, the steady downscaling that CMOS technology has experienced in the last four decades has brought it near its fundamental limits due to the appearance of quantum effects which were not previously taken into account. On the other side, —and even though the current problems involved in their fabrication, nanoelectronic devices such as the Single- Electron Transistors (SET) are devised as future basic cell in the development of electronic systems. It clearly results that in forthcoming years, mature nanometric CMOS devices will share scenario with single-electron devices and other nano-devices in a wide number of applications, yielding hybrid electronic systems. Therefore, it becomes imperative to develop design verification methods and tools specially suited for these hybrid systems. In this paper, we present a simulation methodology for the electrical simulation of hybrid SET/MOS IC designs. The methodology results in a piecewise linear representation of the static SET characteristic that canbe easily combined with existing MOS models in a standard industry package for electrical simulation such a SPICE. | |
| dc.format | application/pdf | |
| dc.language | eng | |
| dc.publisher | Superficies y Vacío | |
| dc.relation | citation:Sarmiento-Reyes A., et al., (2013), A methodology for simulation of hybrid Single-electron/MOS transistor circuits, Superficies y Vacío, Vol. 26(2):42–49 | |
| dc.rights | info:eu-repo/semantics/openAccess | |
| dc.rights | http://creativecommons.org/licenses/by-nc-nd/4.0 | |
| dc.subject | info:eu-repo/classification/Inspec/Single-electron transistor | |
| dc.subject | info:eu-repo/classification/Inspec/Hybrid simulation | |
| dc.subject | info:eu-repo/classification/Inspec/Piecewise linear modelling | |
| dc.subject | info:eu-repo/classification/cti/1 | |
| dc.subject | info:eu-repo/classification/cti/22 | |
| dc.subject | info:eu-repo/classification/cti/2203 | |
| dc.subject | info:eu-repo/classification/cti/2203 | |
| dc.title | A methodology for simulation of hybrid Single-electron/MOS transistor circuits | |
| dc.type | info:eu-repo/semantics/article | |
| dc.type | info:eu-repo/semantics/acceptedVersion | |
| dc.audience | students | |
| dc.audience | researchers | |
| dc.audience | generalPublic | |
