dc.creatorSANTOS MARTIN LOPEZ ESTRADA
dc.creatorRENE ARMANDO CUMPLIDO PARRA
dc.date2010
dc.date.accessioned2023-07-25T16:23:34Z
dc.date.available2023-07-25T16:23:34Z
dc.identifierhttp://inaoe.repositorioinstitucional.mx/jspui/handle/1009/1396
dc.identifier.urihttps://repositorioslatinoamericanos.uchile.cl/handle/2250/7806592
dc.descriptionA hardware architecture that implements an adaptive filter based on energy analysis of radar echoes to improve the detection of the Constant False Alarm Rate (CFAR) algorithm is presented. Signal processing based on energy analysis emphasizes the edge of the echoes improving the performance of the detection process. The energy filter coefficients and CFAR parameters are calculated adaptively by the architecture, reconfiguring the block of coefficient weights according to environment conditions. The architecture accelerates the data processing by a pipeline structure and sliding window for the coefficients convolution with data, resulting in high performance operation. Results of implementing the architecture in a FPGA device are presented and discussed.
dc.formatapplication/pdf
dc.languageeng
dc.publisherIEICE Electronics Express
dc.relationcitation:Lopez-Estrada, S. & Cumplido-Parra, R. (2010). Hardware architecture for adaptive filtering based on energy-CFAR processor for radar target detection, IEICE Electronics Express, Vol. 7 (9): 628-633
dc.rightsinfo:eu-repo/semantics/openAccess
dc.rightshttp://creativecommons.org/licenses/by-nc-nd/4.0
dc.subjectinfo:eu-repo/classification/Adaptive filtering/Adaptive filtering
dc.subjectinfo:eu-repo/classification/Target detection/Target detection
dc.subjectinfo:eu-repo/classification/CFAR algorithm/CFAR algorithm
dc.subjectinfo:eu-repo/classification/Hardware architecture/Hardware architecture
dc.subjectinfo:eu-repo/classification/cti/1
dc.subjectinfo:eu-repo/classification/cti/12
dc.subjectinfo:eu-repo/classification/cti/1203
dc.subjectinfo:eu-repo/classification/cti/1203
dc.titleHardware architecture for adaptive filtering based on energy-CFAR processor for radar target detection
dc.typeinfo:eu-repo/semantics/article
dc.typeinfo:eu-repo/semantics/acceptedVersion
dc.audiencestudents
dc.audienceresearchers
dc.audiencegeneralPublic


Este ítem pertenece a la siguiente institución