dc.creatorESTEBAN TLELO CUAUTLE
dc.date2008
dc.date.accessioned2023-07-25T16:23:00Z
dc.date.available2023-07-25T16:23:00Z
dc.identifierhttp://inaoe.repositorioinstitucional.mx/jspui/handle/1009/1107
dc.identifier.urihttps://repositorioslatinoamericanos.uchile.cl/handle/2250/7806306
dc.descriptionThis work presents the design of switched current sigma delta modulators. The nullor approach is adopted to synthesize voltage followers used to design translinear-loop-based switched current memory cells. Besides, it is proposed an approach for computing optimal biases and sizing of transistors forming the modulator. This heuristic allowed us sampling a second order modulator up to 80MHz, ensuring more than 60dB of SNR.
dc.formatapplication/pdf
dc.languageeng
dc.publisherWSEAS TRANSACTIONS on ELECTRONICS
dc.relationcitation:Fakhfakh, M. , et al., (2008). Synthesis of switched current memory cells using the nullor approach and application to the design of high performance SI sigma delta modulators, Issue 6, (5): 265-273
dc.rightsinfo:eu-repo/semantics/openAccess
dc.rightshttp://creativecommons.org/licenses/by-nc-nd/4.0
dc.subjectinfo:eu-repo/classification/Switched current technique/Switched current technique
dc.subjectinfo:eu-repo/classification/Voltage follower/Voltage follower
dc.subjectinfo:eu-repo/classification/Nullor/Nullor
dc.subjectinfo:eu-repo/classification/Heuristic/Heuristic
dc.subjectinfo:eu-repo/classification/Sigma Delta Modulator/Sigma Delta Modulator
dc.subjectinfo:eu-repo/classification/cti/1
dc.subjectinfo:eu-repo/classification/cti/22
dc.subjectinfo:eu-repo/classification/cti/2203
dc.subjectinfo:eu-repo/classification/cti/2203
dc.titleSynthesis of switched current memory cells using the nullor approach and application to the design of high performance SI sigma delta modulators
dc.typeinfo:eu-repo/semantics/article
dc.typeinfo:eu-repo/semantics/acceptedVersion
dc.audiencestudents
dc.audienceresearchers
dc.audiencegeneralPublic


Este ítem pertenece a la siguiente institución