Brasil | masterThesis
dc.contributorKreutz, Márcio Eduardo
dc.contributor
dc.contributorhttp://lattes.cnpq.br/3993737424102325
dc.contributor
dc.contributorhttp://lattes.cnpq.br/6374279398246756
dc.contributorLopes, Adilson Barboza
dc.contributor
dc.contributorhttp://buscatextual.cnpq.br/buscatextual/visualizacv.do?id=K4794786D9
dc.contributorBarros, Edna Natividade da Silva
dc.contributor
dc.contributorhttp://lattes.cnpq.br/6291354144339437
dc.contributorRamos, Karla Darlene Nepomuceno
dc.contributor
dc.contributorhttp://lattes.cnpq.br/2751239628595747
dc.creatorNobre, Christiane de Araújo
dc.date.accessioned2013-04-19
dc.date.accessioned2014-12-17T15:48:05Z
dc.date.accessioned2022-10-06T12:40:55Z
dc.date.available2013-04-19
dc.date.available2014-12-17T15:48:05Z
dc.date.available2022-10-06T12:40:55Z
dc.date.created2013-04-19
dc.date.created2014-12-17T15:48:05Z
dc.date.issued2012-08-17
dc.identifierNOBRE, Christiane de Araújo. Avaliação da execução de aplicações orientadas à dados na arquitetura de redes em chip IPNoSys. 2012. 63 f. Dissertação (Mestrado em Ciência da Computação) - Universidade Federal do Rio Grande do Norte, Natal, 2012.
dc.identifierhttps://repositorio.ufrn.br/jspui/handle/123456789/18066
dc.identifier.urihttp://repositorioslatinoamericanos.uchile.cl/handle/2250/3957051
dc.description.abstractThe increasing complexity of integrated circuits has boosted the development of communications architectures like Networks-on-Chip (NoCs), as an architecture; alternative for interconnection of Systems-on-Chip (SoC). Networks-on-Chip complain for component reuse, parallelism and scalability, enhancing reusability in projects of dedicated applications. In the literature, lots of proposals have been made, suggesting different configurations for networks-on-chip architectures. Among all networks-on-chip considered, the architecture of IPNoSys is a non conventional one, since it allows the execution of operations, while the communication process is performed. This study aims to evaluate the execution of data-flow based applications on IPNoSys, focusing on their adaptation against the design constraints. Data-flow based applications are characterized by the flowing of continuous stream of data, on which operations are executed. We expect that these type of applications can be improved when running on IPNoSys, because they have a programming model similar to the execution model of this network. By observing the behavior of these applications when running on IPNoSys, were performed changes in the execution model of the network IPNoSys, allowing the implementation of an instruction level parallelism. For these purposes, analysis of the implementations of dataflow applications were performed and compared
dc.publisherUniversidade Federal do Rio Grande do Norte
dc.publisherBR
dc.publisherUFRN
dc.publisherPrograma de Pós-Graduação em Sistemas e Computação
dc.publisherCiência da Computação
dc.rightsAcesso Aberto
dc.subjectRedes em chip. Arquiteturas de sistemas embarcados. processamento paralelo. Paralelismo em nível de instruções. Aplicações orientadas a dados
dc.subjectNetwork-on-chip. Embedded systems architecture. Parallel processing. Instruction level parallelism. Data oriented applications
dc.titleAvaliação da execução de aplicações orientadas à dados na arquitetura de redes em chip IPNoSys
dc.typemasterThesis


Este ítem pertenece a la siguiente institución