dc.contributorBelfort, Diomadson Rodrigues
dc.contributorSebastian Yuri Cavalcanti Catunda
dc.contributorPena, Danilo de Santana
dc.contributorSoares, Antonio Wallace Antunes
dc.creatorTavares, Yang Azevedo
dc.date.accessioned2018-12-07T13:16:45Z
dc.date.accessioned2021-10-06T11:51:26Z
dc.date.accessioned2022-10-06T12:26:29Z
dc.date.available2018-12-07T13:16:45Z
dc.date.available2021-10-06T11:51:26Z
dc.date.available2022-10-06T12:26:29Z
dc.date.created2018-12-07T13:16:45Z
dc.date.created2021-10-06T11:51:26Z
dc.date.issued2018
dc.identifierTAVARES, Yang Azevedo. Projeto e Implementação de um Field-Programmable Gate Array (FPGA). 2018. 82f. Trabalho de Conclusão de Curso (Graduação em Engenharia da Computação) - Departamento de Engenharia de Computação e Automação, Universidade Federal do Rio Grande do Norte, Natal, 2018.
dc.identifierhttps://repositorio.ufrn.br/handle/123456789/43610
dc.identifier.urihttp://repositorioslatinoamericanos.uchile.cl/handle/2250/3952259
dc.description.abstractThis work presents the development of a custom SRAM island-style FPGA, covering the information needed and the steps involved in hardware implementation, bitstream configuration and design alternatives to facilitate the overall implementation effort from an academic point of view. To achieve state of the art products, commercial FPGAs can employ a large team, a high time-to-market, and high non-recurring engineering costs. In contrast, by taking the challenge of building a custom FPGA with a small team of researchers, the development of a custom architecture and size focuses on the proof of concept. Results from this baseline methodology can be used for benchmarking against the development of other commonly used architectures, as well as for new FPGA configurations or circuit enhancements.
dc.publisherUniversidade Federal do Rio Grande do Norte
dc.publisherBrasil
dc.publisherUFRN
dc.publisherEngenharia de Computação
dc.rightshttp://creativecommons.org/licenses/by-sa/3.0/br/
dc.rightsAttribution-ShareAlike 3.0 Brazil
dc.subjectArquiteturas reconfiguráveis
dc.subjectSíntese de circuito
dc.subjectMemória SRAM
dc.subjectCircuito Reconfigurável - Field Programmable Gate Array
dc.subjectImplementação - Desenvolvimento do circuito
dc.titleProjeto e Implementação de um Field-Programmable Gate Array (FPGA)
dc.typebachelorThesis


Este ítem pertenece a la siguiente institución