A petri net based timing model for hardware/software co-design of digital systems

dc.contributorUniversidade Estadual Paulista (Unesp)
dc.contributorUniversidade Estadual de Campinas (UNICAMP)
dc.date.accessioned2014-05-27T11:21:12Z
dc.date.accessioned2022-10-05T17:54:28Z
dc.date.available2014-05-27T11:21:12Z
dc.date.available2022-10-05T17:54:28Z
dc.date.created2014-05-27T11:21:12Z
dc.date.issued2004-12-01
dc.identifierIEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS, v. 1, p. 65-68.
dc.identifierhttp://hdl.handle.net/11449/67969
dc.identifier10.1109/APCCAS.2004.1412692
dc.identifierWOS:000227668700017
dc.identifier2-s2.0-13444251353
dc.identifier0000-0003-1086-3312
dc.identifier.urihttp://repositorioslatinoamericanos.uchile.cl/handle/2250/3917554
dc.description.abstractWe have recently proposed an extension to Petri nets in order to be able to directly deal with all aspects of embedded digital systems. This extension is meant to be used as an internal model of our co-design environment. After analyzing relevant related work, and presenting a short introduction to our extension as a background material, we describe the details of the timing model we use in our approach, which is mainly based in Merlin's time model. We conclude the paper by discussing an example of its usage. © 2004 IEEE.
dc.languageeng
dc.relationIEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS
dc.rightsAcesso aberto
dc.sourceScopus
dc.subjectComputational complexity
dc.subjectComputer hardware
dc.subjectComputer science
dc.subjectComputer software
dc.subjectEmbedded systems
dc.subjectField programmable gate arrays
dc.subjectMathematical models
dc.subjectTiming devices
dc.subjectCooperative design (co-design)
dc.subjectDigital systems
dc.subjectMerlin's time model
dc.subjectNetworks on chip (NoC)
dc.subjectPetri nets
dc.titleA petri net based timing model for hardware/software co-design of digital systems
dc.typeTrabalho apresentado em evento


Este ítem pertenece a la siguiente institución