dc.creatorCarareto, Rodrigo
dc.creatorOrsatti, Fernando Moya
dc.creatorPiqueira, Jose Roberto Castilho
dc.date.accessioned2013-10-24T16:15:27Z
dc.date.accessioned2018-07-04T16:00:29Z
dc.date.available2013-10-24T16:15:27Z
dc.date.available2018-07-04T16:00:29Z
dc.date.created2013-10-24T16:15:27Z
dc.date.issued2012
dc.identifierCOMMUNICATIONS IN NONLINEAR SCIENCE AND NUMERICAL SIMULATION, AMSTERDAM, v. 17, n. 12, supl. 1, Part 3, pp. 4672-4682, DEC, 2012
dc.identifier1007-5704
dc.identifierhttp://www.producao.usp.br/handle/BDPI/35861
dc.identifier10.1016/j.cnsns.2011.08.018
dc.identifierhttp://dx.doi.org/10.1016/j.cnsns.2011.08.018
dc.identifier.urihttp://repositorioslatinoamericanos.uchile.cl/handle/2250/1630377
dc.description.abstractSynchronous telecommunication networks, distributed control systems and integrated circuits have its accuracy of operation dependent on the existence of a reliable time basis signal extracted from the line data stream and acquirable to each node. In this sense, the existence of a sub-network (inside the main network) dedicated to the distribution of the clock signals is crucially important. There are different solutions for the architecture of the time distribution sub-network and choosing one of them depends on cost, precision, reliability and operational security. In this work we expose: (i) the possible time distribution networks and their usual topologies and arrangements. (ii) How parameters of the network nodes can affect the reachability and stability of the synchronous state of a network. (iii) Optimizations methods for synchronous networks which can provide low cost architectures with operational precision, reliability and security. (C) 2011 Elsevier B. V. All rights reserved.
dc.languageeng
dc.publisherELSEVIER SCIENCE BV
dc.publisherAMSTERDAM
dc.relationCOMMUNICATIONS IN NONLINEAR SCIENCE AND NUMERICAL SIMULATION
dc.rightsCopyright ELSEVIER SCIENCE BV
dc.rightsclosedAccess
dc.subjectPHASE-LOCKED LOOPS
dc.subjectSYNCHRONISM QUALITY
dc.subjectTRACKING TIME
dc.subjectVOLTAGE-CONTROL OSCILLATOR
dc.titleArchitectures, stability and optimization for clock distribution networks
dc.typeArtículos de revistas


Este ítem pertenece a la siguiente institución