A simple technique which employs a bias current with a positive nonlinear temperature coefficient is used to compensate for the temperature variations of the transconductance in a CMOS linearised differential pair. Simulated results show that a temperature drift of less than 100 ppm/degrees-C can be obtained in the 0-100-degrees-C range.282523502351