This work presents the design of switched current sigma delta modulators. The nullor approach is adopted to synthesize voltage followers used to design translinear-loop-based switched current memory cells. Besides, it is proposed an approach for computing optimal biases and sizing of transistors forming the modulator. This heuristic allowed us sampling a second order modulator up to 80MHz, ensuring more than 60dB of SNR.