dc.contributorSpringer
dc.creatorCampos Cantón, Isaac
dc.creatorCampos Cantón, Eric
dc.creatorRosu Barbus, Haret-Codratian
dc.creatorCastellanos Velasco, E.
dc.date2018-03-21T23:42:20Z
dc.date2018-03-21T23:42:20Z
dc.date2012
dc.date.accessioned2023-07-17T22:05:07Z
dc.date.available2023-07-17T22:05:07Z
dc.identifierCampos-Cantón, I., Campos-Cantón, E., Rosu, H.C. et al. Circuits Syst Signal Process (2012) 31: 753.
dc.identifierhttp://hdl.handle.net/11627/3461
dc.identifierhttps://doi.org/10.1007/s00034-011-9343-4
dc.identifier.urihttps://repositorioslatinoamericanos.uchile.cl/handle/2250/7544255
dc.description"The equation of the plane (EOP) in analytic geometry is used to build a logic dynamic architecture, i.e., a combination of set-reset flip-flop (SR-FF) and basic logic gates. This is achieved by using two of the variables in the EOP as the input signals of the SR-FF and the remaining variable as the output signal. This theoretical proposal for mixing the SR-FF and the basic logic gates is confirmed experimentally by means of a simple electronic implementation."
dc.formatapplication/pdf
dc.rightsAttribution-NonCommercial-NoDerivatives 4.0 Internacional
dc.rightshttp://creativecommons.org/licenses/by-nc-nd/4.0/
dc.rightsAcceso Abierto
dc.subjectSet-reset flip-flop
dc.subjectEquation of the plane
dc.subjectBasic logic gates
dc.subjectBistable multivibrator
dc.subjectCIENCIAS FÍSICO MATEMÁTICAS Y CIENCIAS DE LA TIERRA
dc.titleSet-reset flip-flop circuit with a simple output logic
dc.typearticle


Este ítem pertenece a la siguiente institución