Buscar

Mostrando ítems 1-10 de 10926

Automatic code generation for microcontrollers from place-transition Petri net models

College of Technology of São José; Universidade Estadual de Campinas (UNICAMP); Universidade Estadual Paulista (Unesp); University of Zielona Gora (2011-12-01)

This paper describes a program for the automatic generation of code for Intel's 8051 microcontroller. The code is generated from a place-transition Petri net specification. Our goal is to minimize programming time. The ...

Automatic code generation for microcontrollers from place-transition Petri net models

College of Technology of São José; Universidade Estadual de Campinas (UNICAMP); Universidade Estadual Paulista (Unesp); University of Zielona Gora (2011-12-01)

A decoding method of an n length binary BCH code through (n + 1)n length binary cyclic code

Quaid-i-Azam University; Universidade Estadual Paulista (Unesp) (2013-09-01)

For a given binary BCH code Cn of length n = 2s-1 generated by a polynomial g(x)e{open}F2[x] of degree r there is no binary BCH code of length (n + 1)n generated by a generalized polynomial g(x1/2)e{open}F2[x1/2ℤ ≥ 0] of ...

A decoding method of an n length binary BCH code through (n + 1)n length binary cyclic code

Quaid-i-Azam University; Universidade Estadual Paulista (Unesp) (2013-09-01)

Automatic code generation for microcontrollers from place-transition Petri net models

Dezani, Henrique; Marranghello, Norian; Pereira, Aledir S.; Da Silva, Alexandre C.R.; Wȩgrzyn, Marek (2014)

Universal homophonic coding scheme using differential encoding and interleaving

Simoes, DR; Portugheis, J; da Rocha, VC (Elsevier Science BvAmsterdamHolanda, 2013)

Novel serial code concatenation strategies for error fl oor mitigation of low-density parity-check and turbo product codesNouvelles stratégies de concaténation de codes séries pour la réduction du seuil d’erreur dans le contrôle de parité à faible densité et dans les turbo codes produits

Morero, Damián Alfonso; Hueda, Mario Rafael (IEEE Canada, 2013-09)

This paper presents a novel multiple serial code concatenation (SCC) strategy to combat the error-floor problem in iterated sparse graph-based error correcting codes such as turbo product-codes (TPC) and low-density ...

1
2
3
4
. . .
1093

Buscar

Automatic code generation for microcontrollers from place-transition Petri net models

Automatic code generation for microcontrollers from place-transition Petri net models

A decoding method of an n length binary BCH code through (n + 1)n length binary cyclic code

A decoding method of an n length binary BCH code through (n + 1)n length binary cyclic code

Automatic code generation for microcontrollers from place-transition Petri net models

Universal homophonic coding scheme using differential encoding and interleaving

Novel serial code concatenation strategies for error fl oor mitigation of low-density parity-check and turbo product codesNouvelles stratégies de concaténation de codes séries pour la réduction du seuil d’erreur dans le contrôle de parité à faible densité et dans les turbo codes produits

A decoding method of an n length binary BCH code through (n + 1)n length binary cyclic code

Constructions of new families of nonbinary CSS codes

A strategy to verify the code generation from concurrent and state-rich circus specifications to executable code

Buscar

Filtros

Automatic code generation for microcontrollers from place-transition Petri net models

Automatic code generation for microcontrollers from place-transition Petri net models

A decoding method of an n length binary BCH code through (n + 1)n length binary cyclic code

A decoding method of an n length binary BCH code through (n + 1)n length binary cyclic code

Automatic code generation for microcontrollers from place-transition Petri net models

Universal homophonic coding scheme using differential encoding and interleaving

Novel serial code concatenation strategies for error fl oor mitigation of low-density parity-check and turbo product codesNouvelles stratégies de concaténation de codes séries pour la réduction du seuil d’erreur dans le contrôle de parité à faible densité et dans les turbo codes produits

A decoding method of an n length binary BCH code through (n + 1)n length binary cyclic code

Constructions of new families of nonbinary CSS codes

A strategy to verify the code generation from concurrent and state-rich circus specifications to executable code